





VLSI Design (EC0604)  
Unit-3  
B.Tech (Electronics and Communication)  
Semester-6

**Ankur Changela**

Academic Year 2019-2020


# Bubble Pushing

- ❑ Start with network of AND / OR gates
- ❑ Convert to NAND / NOR + inverters
- ❑ Push bubbles around to simplify logic
  - Remember DeMorgan's Law



# Example 3

3) Sketch a design using one compound gate and one NOT gate. Assume  $\sim S$  is available.




# Compound Gates

## □ Logical Effort of compound gates

unit inverter

$$Y = \overline{A}$$




$$g_A = 3/3$$

$$p = 3/3$$

AOI21

$$Y = \overline{A \overline{B} + C}$$



$$g_A = 6/3$$



$$g_B = 6/3$$

$$g_C = 5/3$$

$$p = 7/3$$

AOI22

$$Y = \overline{A \overline{B} + C \overline{D}}$$



$$g_A = 6/3$$

$$g_B = 6/3$$



$$g_C = 6/3$$

$$g_D = 6/3$$

$$p = 12/3$$

Complex AOI

$$Y = \overline{A \overline{(B + C)} + D \overline{E}}$$



$$g_A = 5/3$$

$$g_B = 8/3$$

$$g_C = 8/3$$

$$g_D = 8/3$$


$$g_E = 8/3$$

$$p = 16/3$$

# Example 4

- The multiplexer has a maximum input capacitance of 16 units on each input. It must drive a load of 160 units. Estimate the delay of the two designs.

$$H = 160 / 16 = 10 \quad B = 1 \quad N = 2$$




$$P = 2 + 2 = 4$$

$$G = (4/3) \lceil (4/3) \rceil = 16/9$$

$$F = GBH = 160/9$$

$$\hat{f} = \sqrt[3]{F} = 4.2$$

$$D = N\hat{f} + P = 12.4\tau$$



$$P = 4 + 1 = 5$$

$$G = (6/3) \lceil (1) \rceil = 2$$



$$F = GBH = 20$$

$$\hat{f} = \sqrt[3]{F} = 4.5$$

$$D = N\hat{f} + P = 14\tau$$


# Example 5

- Annotate your designs with transistor sizes that achieve this delay.




# Input Order

- ❑ Our parasitic delay model was too simple
  - Calculate parasitic delay for Y falling
    - If A arrives latest?  $2\tau$
    - If B arrives latest?  $2.33\tau$



# Inner & Outer Inputs


- ❑ *Inner* input is closest to output (A)
- ❑ *Outer* input is closest to rail (B)
- ❑ If input arrival time is known
  - Connect latest input to inner terminal






# Asymmetric Gates

- ❑ Asymmetric gates favor one input over another
- ❑ Ex: suppose input A of a NAND gate is most critical
  - Use smaller transistor on A (less capacitance)
  - Boost size of noncritical input
  - So total resistance is same




- ❑  $g_A = 10/9$
- ❑  $g_B = 2$
- ❑  $g_{\text{total}} = g_A + g_B = 28/9$
- ❑ Asymmetric gate approaches  $g = 1$  on critical input
- ❑ But total logical effort goes up




# Symmetric Gates

- Inputs can be made perfectly symmetric



# Skewed Gates

- ❑ Skewed gates favor one edge over another
- ❑ Ex: suppose rising output of inverter is most critical
  - Downsize noncritical nMOS transistor












- ❑ Calculate logical effort by comparing to unskewed inverter with same effective resistance on that edge.
  - $g_u = 2.5 / 3 = 5/6$
  - $g_d = 2.5 / 1.5 = 5/3$

# HI- and LO-Skew



- ❑ Def: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition.
  
- ❑ Skewed gates reduce size of noncritical transistors
  - HI-skew gates favor rising output (small nMOS)
  - LO-skew gates favor falling output (small pMOS)
- ❑ Logical effort is smaller for favored direction
- ❑ But larger for the other direction

# Catalog of Skewed Gates

	Inverter	NAND2	NOR2
unskewed	 $g_u = 1$ $g_d = 1$ $g_{avg} = 1$	 $g_u = 4/3$ $g_d = 4/3$ $g_{avg} = 4/3$	 $g_u = 5/3$ $g_d = 5/3$ $g_{avg} = 5/3$
HI-skew	 $g_u = 5/6$ $g_d = 5/3$ $g_{avg} = 5/4$	 $g_u = 1$ $g_d = 2$ $g_{avg} = 3/2$	 $g_u = 3/2$ $g_d = 3$ $g_{avg} = 9/4$
LO-skew	 $g_u = 4/3$ $g_d = 2/3$ $g_{avg} = 1$	 $g_u = 2$ $g_d = 1$ $g_{avg} = 3/2$	 $g_u = 2$ $g_d = 1$ $g_{avg} = 3/2$


# Asymmetric Skew

- ❑ Combine asymmetric and skewed gates
  - Downsize noncritical transistor on unimportant input
  - Reduces parasitic delay for critical input



# Best P/N Ratio




- ❑ We have selected P/N ratio for unit rise and fall resistance ( $\mu = 2-3$  for an inverter).
- ❑ Alternative: choose ratio for least average delay
- ❑ Ex: inverter
  - Delay driving identical inverter
  - $t_{pdf} = (P+1)$
  - $t_{pdr} = (P+1)(\mu/P)$
  - $t_{pd} = (P+1)(1+\mu/P)/2 = (P + 1 + \mu + \mu/P)/2$
  - $dt_{pd} / dP = (1 - \mu/P^2)/2 = 0$
  - Least delay for  $P = \sqrt{\mu}$



# P/N Ratios

- In general, best P/N ratio is sqrt of equal delay ratio.
  - Only improves average delay slightly for inverters
  - But significantly decreases area and power

fastest  
P/N ratio






# Observations

---

- ❑ For speed:
  - NAND vs. NOR
  - Many simple stages vs. fewer high fan-in stages
  - Latest-arriving input
- ❑ For area and power:
  - Many simple stages vs. fewer high fan-in stages

# Sequencing

- ❑ *Combinational logic*
  - output depends on current inputs
- ❑ *Sequential logic*
  - output depends on current and previous inputs
  - Requires separating previous, current, future
  - Called *state* or *tokens*
  - Ex: FSM, pipeline



# Sequencing Cont.

- ❑ If tokens moved through pipeline at constant speed, no sequencing elements would be necessary
- ❑ Ex: fiber-optic cable
  - Light pulses (tokens) are sent down cable
  - Next pulse sent before first reaches end of cable
  - No need for hardware to separate pulses
  - But *dispersion* sets min time between pulses
- ❑ This is called *wave pipelining* in circuits
- ❑ In most circuits, dispersion is high
  - Delay fast tokens so they don't catch slow ones.


# Sequencing Overhead

---

- ❑ Use flip-flops to delay fast tokens so they move through exactly one stage each cycle.
- ❑ Inevitably adds some delay to the slow tokens
- ❑ Makes circuit slower than just the logic delay
  - Called sequencing overhead
- ❑ Some people call this clocking overhead
  - But it applies to asynchronous circuits too
  - Inevitable side effect of maintaining sequence


# Sequencing Elements

- ❑ **Latch:** Level sensitive
  - a.k.a. transparent latch, D latch
- ❑ **Flip-flop:** edge triggered
  - A.k.a. master-slave flip-flop, D flip-flop, D register
- ❑ **Timing Diagrams**
  - Transparent
  - Opaque
  - Edge-trigger



# Latch Design


- ❑ Pass Transistor Latch
- ❑ Pros
  - + Tiny
  - + Low clock load
- ❑ Cons
  - $V_t$  drop
  - nonrestoring
  - backdriving
  - output noise sensitivity
  - dynamic
  - diffusion input



Used in 1970's


# Latch Design

- ❑ Transmission gate
  - + No  $V_t$  drop
  - Requires inverted clock



# Latch Design


- ❑ Inverting buffer
  - + Restoring
  - + No backdriving
  - + Fixes either
    - Output noise sensitivity
    - Or diffusion input
  - Inverted output






# Flip-Flop Design

- ❑ Flip-flop is built as pair of back-to-back latches




# Enable

- ❑ Enable: ignore clock when  $en = 0$ 
  - Mux: increase latch D-Q delay
  - Clock Gating: increase en setup time, skew




# Set / Reset

- ❑ Set forces output high when enabled
- ❑ Flip-flop with asynchronous set and reset



# Sequencing Methods







- ❑ Flip-flops
- ❑ 2-Phase Latches
- ❑ Pulsed Latches



# Timing Diagrams


## Contamination and Propagation Delays

$t_{pd}$	Logic Prop. Delay
$t_{cd}$	Logic Cont. Delay
$t_{pcq}$	Latch/Flop Clk->Q Prop. Delay
$t_{ccq}$	Latch/Flop Clk->Q Cont. Delay
$t_{pdq}$	Latch D->Q Prop. Delay
$t_{cdq}$	Latch D->Q Cont. Delay
$t_{setup}$	Latch/Flop Setup Time
$t_{hold}$	Latch/Flop Hold Time




# Max-Delay: Flip-Flops

$$t_{pd} \leq T_c - \underbrace{(t_{setup} + t_{pcq})}_{\text{sequencing overhead}}$$




# Max Delay: 2-Phase Latches

$$t_{pd} = t_{pd1} + t_{pd2} \leq T_c - \underbrace{(2t_{pdq})}_{\text{sequencing overhead}}$$



# Max Delay: Pulsed Latches


$$t_{pd} \leq T_c - \underbrace{\max(t_{pdq}, t_{pcq} + t_{setup} - t_{pw})}_{\text{sequencing overhead}}$$





# Min-Delay: Flip-Flops

$$t_{cd} \geq t_{\text{hold}} - t_{ccq}$$




# Min-Delay: 2-Phase Latches

$$t_{cd1}, t_{cd2} \geq t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}}$$

Hold time reduced by nonoverlap

Paradox: hold applies twice each cycle, vs. only once for flops.


But a flop is made of two latches!



# Min-Delay: Pulsed Latches

$$t_{cd} \geq t_{\text{hold}} - t_{ccq} + t_{pw}$$


Hold time increased  
by pulse width



# Time Borrowing

- ❑ In a flop-based system:
  - Data launches on one rising edge
  - Must setup before next rising edge
  - If it arrives late, system fails
  - If it arrives early, time is wasted
  - Flops have hard edges
- ❑ In a latch-based system
  - Data can pass through latch while transparent
  - Long cycle of logic can borrow time into next
  - As long as each loop completes in one cycle

# Time Borrowing Example




# How Much Borrowing?

## 2-Phase Latches

$$t_{\text{borrow}} \leq \frac{T_c}{2} - (t_{\text{setup}} + t_{\text{nonoverlap}})$$

## Pulsed Latches

$$t_{\text{borrow}} \leq t_{pw} - t_{\text{setup}}$$



# Clock Skew



---

- ❑ We have assumed zero clock skew
- ❑ Clocks really have uncertainty in arrival time
  - Decreases maximum propagation delay
  - Increases minimum contamination delay
  - Decreases time borrowing

# Skew: Flip-Flops

$$t_{pd} \leq T_c - \underbrace{(t_{pcq} + t_{setup} + t_{skew})}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{hold} - t_{ccq} + t_{skew}$$






# Skew: Latches

## 2-Phase Latches

$$t_{pd} \leq T_c - \underbrace{(2t_{pdq})}_{\text{sequencing overhead}}$$

$$t_{cd1}, t_{cd2} \geq t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}} + t_{\text{skew}}$$

$$t_{\text{borrow}} \leq \frac{T_c}{2} - (t_{\text{setup}} + t_{\text{nonoverlap}} + t_{\text{skew}})$$



## Pulsed Latches

$$t_{pd} \leq T_c - \underbrace{\max(t_{pdq}, t_{pcq} + t_{\text{setup}} - t_{pw} + t_{\text{skew}})}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{\text{hold}} + t_{pw} - t_{ccq} + t_{\text{skew}}$$

$$t_{\text{borrow}} \leq t_{pw} - (t_{\text{setup}} + t_{\text{skew}})$$

# Summary

- ❑ Flip-Flops:
  - Very easy to use, supported by all tools
- ❑ 2-Phase Transparent Latches:
  - Lots of skew tolerance and time borrowing
- ❑ Pulsed Latches:
  - Fast, some skew tol & borrow, hold time risk

	Sequencing overhead ( $T_c - t_{pd}$ )	Minimum logic delay $t_{cd}$	Time borrowing $t_{borrow}$
Flip-Flops	$t_{pcq} + t_{setup} + t_{skew}$	$t_{hold} - t_{cq} + t_{skew}$	0
Two-Phase Transparent Latches	$2t_{pdq}$	$t_{hold} - t_{cq} - t_{nonoverlap} + t_{skew}$ in each half-cycle	$\frac{T_c}{2} - (t_{setup} + t_{nonoverlap} + t_{skew})$
Pulsed Latches	$\max(t_{pdq}, t_{pcq} + t_{setup} - t_{pww} + t_{skew})$	$t_{hold} - t_{cq} + t_{pww} + t_{skew}$	$t_{pww} - (t_{setup} + t_{skew})$