#### 8051 TIMER & Interrupt PROGRAMMING IN ASSEMBLY AND C

- Basic registers of the timer
  - Timer 0 and Timer 1 are 16 bits wide
  - each 16-bit timer is accessed as two separate registers of low byte and high byte.

- Timer 0 registers
  - low byte register is called TL0 (Timer 0 low byte) and the high byte register is referred to as TH0 (Timer 0 high byte)
  - can be accessed like any other register, such as A, B, R0, R1, R2, etc.
  - "MOV TL0, #4 FH" moves the value 4FH into TL0
  - "MOV R5, TH0" saves TH0 (high byte of Timer 0) in R5



**Timer 0 Registers** 

- Timer 1 registers
  - also 16 bits
  - split into two bytes TL1 (Timer 1 low byte) and TH1 (Timer 1 high byte)
  - accessible in the same way as the registers of Timer 0.

#### SECTION 9.1: PROGRAMMING 8051 TIMERS



**Timer 1 Registers** 

- TMOD (timer mode) register
  - timers 0 and 1 use TMOD register to set operation modes (only learn Mode 1 and 2)
  - 8-bit register
  - lower 4 bits are for Timer 0
  - upper 4 bits are for Timer 1
  - lower 2 bits are used to set the timer mode
    - (only learn Mode 1 and 2)
  - upper 2 bits to specify the operation
    - (only learn timer operation)

-	(MSB)							(LSB)
	GATE	C/T	M1	M0	GATE	C/T	M1	M0
		Tim	er 1			Tim	er 0	10

**GATE** Gating control when set. The timer/counter is enabled only while the INTx pin is high and the TRx control pin is set. When cleared, the timer is enabled whenever the TRx control bit is set.

- C/T Timer or counter selected cleared for timer operation (input from internal system clock). Set for counter operation (input from Tx input pin).
- M1 Mode bit 1
- M0 Mode bit 0

M1	MO	Mode	Operating Mode
0	0	0	13-bit timer mode
			8-bit timer/counter THx with TLx as 5-bit prescaler
0	1	1	16-bit timer mode
			16-bit timer/counters THx and TLx are cascaded; there is no prescaler
1	0	2	8-bit auto reload
			8-bit auto reload timer/counter; THx holds a value that is to be reloaded into TLx each time it overflows.
1	1	3	Split timer mode

#### **TMOD Register**

- Clock source for timer
  - timer needs a clock pulse to tick
  - if C/T = 0, the crystal frequency attached to the 8051 is the source of the clock for the timer
  - frequency for the timer is always 1/12th the frequency of the crystal attached to the 8051
  - XTAL = 11.0592 MHz allows the 8051 system to communicate with the PC with no errors
  - In our case, the timer frequency is 1MHz since our crystal frequency is 12MHz

- Mode 1 programming
  - 16-bit timer, values of 0000 to FFFFH
  - TH and TL are loaded with a 16-bit initial value
  - timer started by "SETB TR0" for Timer 0 and "SETB TR1" for Timer I
  - timer count ups until it reaches its limit of FFFFH
  - rolls over from FFFFH to 0000H
  - sets TF (timer flag)
  - when this timer flag is raised, can stop the timer with "CLR TR0" or "CLR TR1"
  - after the timer reaches its limit and rolls over, the registers TH and TL must be reloaded with the original value and TF must be reset to 0



#### Timer 1 with External Input (Mode 1)

- Steps to program in mode 1
  - Set timer mode 1 or 2
  - Set TLO and THO (for mode 1 16 bit mode)
  - Set TH0 only (for mode 2 8 bit auto reload mode)
  - Run the timer
  - Monitor the timer flag bit

In the following program, we are creating a square wave of 50% duty cycle (with equal portions high and low) on the P1.5 bit.

Timer 0 is used to generate the time delay

```
01 MOV TMOD.#01
                 ;Timer 0, mode 1(16-bit mode)
02 HERE: MOV TLO, #OF2H ;TLO = F2H, the Low byte
03 MOV THO, #OFFH ;THO = FFH, the High byte
04 CPL P1.5
                        ;toggle P1.5
05 ACALL DELAY
06 SJMP HERE
                         ;load TH, TL again
07
08 DELAY:
                         ;delay using Timer 0
09 SETB TRO
                        :start Timer 0
10 AGAIN: JNB TF0, AGAIN ; monitor Timer 0 flag until ; it rolls over
11 CLR TRO
                         ;stop Timer 0
12 CLR TFO
                        ;clear Timer 0 flag
13 RET
14
15 END
```

- Finding values to be loaded into the timer
  - XTAL = 11.0592 MHz (12MHz)
  - divide the desired time delay by
     1.085<sup>+</sup> s (1<sup>+</sup> s) to get n
  - -65536 n = N
  - convert N to hex yyxx
  - set TL = xx and TH = yy

Assuming XTAL = 11.0592 MHz, write a program to generate a square wave of 50 Hz frequency on pin P2.3.

- T = 1/50 Hz = 20 ms
- 1/2 of it for the high and low portions of the pulse = 10 ms
- 10 ms / 1.085 us = 9216
- 65536 9216 = 56320 in decimal = DC00H
- TL = 00 and TH = DCH
- The calculation for 12MHz crystal uses the same steps

Assuming XTAL = 11.0592 MHz, write a program to generate a square wave of 50 Hz frequency on pin P2.3.

```
01 MOV TMOD,#10H
02 AGAIN: MOV TL1,#00
03 MOV TH1,#0DCH
04
05 SETB TR1
06 BACK: JNB TF1,BACK
07 CLR TR1
08 CPL P2.3
09 CLR TF1
10 SJMP AGAIN
11
12
13 END
```

```
;Timer 1 mode 1 (16-bit)
;TL1 = 00, Low byte
;TH1 = 0DCH, High byte
```

```
;start Timer 1
;stay until timer rolls over
;stop Timer 1
;compliment P2.3 to get hi, lo
;clear Timer 1 flag
;reload timer since
;mode 1 is not auto reload
```

- Generating a large time delay
  - size of the time delay depends
    - crystal frequency
    - timer's 16-bit register in mode 1
  - largest time delay is achieved by making both TH and TL zero

Examine the following program and find the time delay in seconds. Exclude the time delay due to the instructions in the loop.

```
on MOV TMOD, #10H
```

```
02 MOV R3,#200
```

```
03
04 AGAIN: MOV TL1,#08H
```

```
05 MOV TH1,#01H
```

```
06 SETB TR1
```

```
07 BACK: JNB TF1, BACK
```

```
08 CLR TR1
```

```
09 CLR TF1
```

```
10 DJNZ R3, AGAIN
```

```
11
```

```
12 END
```

```
;Timer 1, mode 1(16-bit)
; counter for multiple delay
;TL1 = 08, Low byte
;TH1 = 01, High byte
start Timer 1
;stay until timer rolls over
;stop Timer 1
;clear Timer 1 flag
; if R3 not zero then
reload timer
```

Examine the following program and find the time delay in seconds. Exclude the time delay due to the instructions in the loop.

```
;Timer 1, mode 1(16-bit)
01 MOV TMOD, #10H
02 MOV R3, #200
                           ; counter for multiple delay
03
04 AGAIN: MOV TL1, #08H ;TL1 = 08, Low byte
                          ;TH1 = 01, High byte
05 MOV TH1, #01H
                           start Timer 1
06 SETB TR1
                           ;stay until timer rolls over
07 BACK: JNB TF1, BACK
                           ;stop Timer 1
08 CLR TR1
                           ; clear Timer 1 flag
09 CLR TF1
10 DJNZ R3, AGAIN
                           if R3 not zero then
11
                           :reload timer
12 END
13
  ;TH-TL=0108H=264 in decimal
14
15 ; 65536-264=65272
16 ;65272x1.085us=70.820ms
  :200x70.820ms=14.164024s
17
```

18

PROGRAMMING 8051 TIMERS (for information only)

- Mode 0
  - works like mode 1
  - 13-bit timer instead of 16-bit
  - 13-bit counter hold values 0000 to 1FFFH
  - when the timer reaches its maximum of 1FFFH, it rolls over to 0000, and TF is set

#### Mode 2 programming

- 8-bit timer, allows values of 00 to FFH
- TH is loaded with the 8-bit value
- a copy is given to TL
- timer is started by ,"SETB TR0" or "SETB TR1"
- starts to count up by incrementing the TL register
- counts up until it reaches its limit of FFH
- when it rolls over from FFH to 00, it sets high TF
- TL is reloaded automatically with the value in TH
- To repeat, clear TF
- mode 2 is an auto-reload mode

- Steps to program in mode 2
   1. load TMOD, select mode 2
   2. load the TH
  - 3. start timer
  - 4. monitor the timer flag (TF) with "JNB"
  - 5. get out of the loop when TF=1 6. clear TF
  - 7. go back to Step 4 since mode 2 is auto-reload

- Assemblers and negative values
  - can let the assembler calculate the value for TH and TL which makes the job easier
  - "MOV TH1, # -100", the assembler will calculate the -100 = 9CH
  - "MOV TH1,#high(-10000) "
  - "MOV TL1,#low(-10000) "

#### • C/T bit in TMOD register

- C/T bit in the TMOD register decides the source of the clock for the timer
- C/T = 0, timer gets pulses from crystal
- C/T = 1, the timer used as counter and gets pulses from outside the 8051
- C/T = 1, the counter counts up as pulses are fed from pins 14 and 15
- pins are called T0 (Timer 0 input) and T1 (Timer 1 input)
- these two pins belong to port 3
- Timer 0, when C/T = 1, pin P3.4 provides the clock pulse and the counter counts up for each clock pulse coming from that pin
- Timer 1, when C/T = 1 each clock pulse coming in from pin P3.5 makes the counter count up

Pin	n Port Pin Function			on D	Description					
14	4 P3.4 T0				Timer/Counter 0 external input					
15	5 P3.5 T1				Timer/Counter 1 external input					
(MSB)								(LSB)		
(	GATE	C/T	M1	M0	GATE	C/T	M1	M0		
	Timer 1				Timer 0					

Port 3 Pins Used For Timers 0 and 1



Timer 0 with External Input (Mode 1)



### SECTION 9.2: COUNTER PROGRAMMING



For Timer 0					
	SETB	TR0	=	SETB	TCON.4
	CLR	TR0	=	CLR	TCON.4
	SETB	TF0	=	SETB	TCON.5
	CLR	TF0	=	CLR	TCON.5
For Timer 1					
	SETB	TR1	=	SETB	TCON.6
	CLR	TR1	=	CLR	TCON.6
	SETB	TF1		SETB	TCON.7
	CLR	TF1		CLR	TCON.7
	Т	CON: T	imer/Co	unter Co	ontrol Register

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
-----	-----	-----	-----	-----	-----	-----	-----

Port 3 Pins Used For Timers 0 and 1

- TCON register
  - TR0 and TR1 flags turn on or off the timers
  - bits are part of a register called TCON (timer control)
  - upper four bits are used to store the TF and TR bits of both Timer 0 and Timer 1
  - lower four bits are set aside for controlling the interrupt bits
  - "SETB TRI" and "CLR TRI"
  - "SETB TCON. 6" and "CLR TCON. 6"

For Timer 0								
	SETB	TR0	=	SETB	TCON.	4		
	CLR	TR0	Π	CLR	TCON.	4		
	SETB	TF0	=	SETB	TCON.	5		
	CLR	TF0	Ξ	CLR	TCON.	5		
For Timer 1								
0	SETB	TR1	=	SETB	TCON.	6		
	CLR	TR1	=	CLR	TCON.	6		
+	SETB	TF1	=	SETB	TCON.	7		
а. 27	CLR	TF1	Ξ	CLR	TCON.	7		
	Т	CON:	Timer/	Counter Co	ontrol Re	gister		
TF1	TR1		TF0	TR0	IE1	IT1	IE0	IT0

Equivalent Instructions for the Timer Control Register (TCON)<sup>31</sup>

- The case of GATE = 1 in TMOD
  - GATE = 0, the timer is started with instructions "SETB TR0" and "SETB TR1"
  - GATE = 1, the start and stop of the timers are done externally through pins P3.2 and P3.3
  - allows us to start or stop the timer externally at any time via a simple switch





Assuming that clock pulses are fed into pin T1, write a program for counter 1 in mode 2 to count the pulses and display the state of the TL1 count on P2. (for information only)

```
01 MOV TMOD,#01100000B

02

03 MOV TH1,#0

04 SETB P3.5

05 AGAIN: SETB TR1

06 BACK: MOV A,TL1

07 MOV P2,A

08 JNB TF1,BACK

09 CLR TR1

10 CLR TF1

11 SJMP AGAIN

12

13 END

14
```

```
;counter 1,mode 2,C/T=1
;external pulses
;clear TH1
;make T1 input
;start the counter
;get copy of count TL1
;display it on port 2
;keep doing it if TF=0
;stop the counter 1
;make TF=0
;keep doing it
```

## Interrupts vs. Polling

- An interrupt is an external or internal event that interrupts the microcontroller
  - To inform it that a device needs its service
- A single microcontroller can serve several devices by two ways
  - Interrupts
    - Whenever any device needs its service, the device notifies the microcontroller by sending it an interrupt signal
    - Upon receiving an interrupt signal, the microcontroller interrupts whatever it is

## Interrupts vs. Polling (cont.)

- The program which is associated with the interrupt is called the interrupt service routine (ISR) or interrupt handler
- -Polling
  - The microcontroller continuously monitors the status of a given device
  - ex. JNB TF, target
  - When the conditions met, it performs the service
  - After that, it moves on to monitor the next device until every one is serviced
  - Polling can monitor the status of several devices and serve each of them as certain conditions are met
  - The polling method is not efficient, since

## Interrupts vs. Polling (cont.)

- The advantage of interrupts is:
  - The microcontroller can serve many devices (not all at the same time)
    - Each device can get the attention of the microcontroller based on the assigned priority
    - For the polling method, it is not possible to assign priority since it checks all devices in a round-robin fashion
  - The microcontroller can also ignore (mask) a device request for service
    - This is not possible for the polling

## Interrupt Service Routine

- For every interrupt, there must be an interrupt service routine (ISR), or interrupt handler
  - When an interrupt is invoked, the microcontroller runs the interrupt service routine
  - There is a fixed location in memory that holds the address of its ISR
    - The group of memory locations set aside to hold the addresses of ISRs is called interrupt vector table

# Steps in Executing an Interrupt

- Upon activation of an interrupt, the microcontroller goes through:
  - It finishes the instruction it is executing and saves the address of the next instruction (PC) on the stack
  - It also saves the current status of all the registers internally (not on the stack)
  - It jumps to a fixed location in memory, called the interrupt vector table, that holds the address of the

# Steps in Executing an Interrupt (cont.)

- -It gets the address of the ISR from the interrupt vector table and jumps to ISR
- It starts to execute the interrupt service subroutine until it reaches the last instruction of the subroutine which is RETI (return from interrupt)
- -Upon executing the RETI instruction, the microcontroller returns to the place where it was interrupted
- It gets the program counter (PC) address from the stack by popping the top two bytes of the stack into the PC
- It starts to execute from that address

## Six Interrupts in 8051

- Six interrupts are allocated as follows
- Reset power-up reset
- Two interrupts are set aside for the timers:
- One for timer 0 and one for timer 1
- Two interrupts are set aside for hardware external interrupts
- P3.2 and P3.3 are for the external hardware interrupts INTO (or EX1), and INT1 (or EX2)
- Serial communication has a single interrupt that belongs to both receive and transfer

# Enabling and Disabling an Interrupt

- Upon reset, all interrupts are disabled (masked)
  - None will be responded to by the microcontroller if they are activated
    - The interrupts must be enabled by software in order for the microcontroller to respond to them
  - There is a register called IE (interrupt enable) that is responsible for enabling (unmasking) and disabling (masking) the interrupts

	D7							D0
	EA	175	ET2	ES	ET1	EX1	ET0	EX0
EA	IE.7	Disables If EA = by settir	s all interr 1, each in 1g or clear	upts. If E terrupt so ing its en	A = 0, no i ource is ind able bit.	nterrupt is ividually	acknowl enabled o	edged. r disabled
	IE.6	Not imp	lemented,	reserved	for future	use.*		
ET2	IE.5	Enables	Enables or disables Timer 2 overflow or capture interrupt (8052 only).					
ES	IE.4	Enables	or disable	s the seri	al port inte	rrupt.		
ET1	IE.3	Enables	or disable	s Timer	l overflow	interrupt.		
EX1	IE.2	Enables	or disable	es externa	l interrupt	1.		
ET0	IE.1	Enables	or disable	s Timer (	0 overflow	interrupt.		
EX0	IE.0	Enables	or disable	es externa	l interrupt	0.		
	*User in fu	software ture flash	should not microcont	write 1s rollers to	to reserved invoke new	d bits. The w features	ese bits ma	ay be used

#### Figure 11-2. IE (Interrupt Enable) Register

# Enabling and Disabling an Interrupt (cont.)

- To enable an interrupt, we take the following steps:
  - Bit D7 of the IE register (EA) must be set to high to allow the rest of register to take effect
  - The value of EA
    - If EA = 1, interrupts are enabled and will be responded to if their corresponding bits in IE are high
    - If EA = 0, no interrupt will be responded to, even if the associated bit in the IE register is high

## **Timer Interrupts**

- The timer flag (TF) is raised when the timer rolls over
  - In polling TF, we have to wait until the TF is raised
    - The microcontroller is tied down while waiting for TF to be raised, and can not do anything else
  - Using interrupts to avoid tying down the controller
    - If the timer interrupt in the IE register is enabled, whenever the timer rolls over, TF is raised

## Timer Interrupts (cont.)

- The microcontroller is interrupted in whatever it is doing, and jumps to the interrupt vector table to service the ISR
- In this way, the microcontroller can do other until it is notified that the timer has rolled over



# External Hardware Interrupts

- The 8051 has two external hardware interrupts
  - Pin 12 (P3.2) and pin 13 (P3.3) of the 8051
    - Designated as INT0 and INT1
    - Used as external hardware interrupts
  - The interrupt vector table locations 0003H and 0013H are set aside for INT0 and INT1
  - There are two activation levels for the external hardware interrupts
    - Level trigged

## Level-Triggered Interrupt

- INT0 and INT1 pins are normally high
  - If a low-level signal is applied to them, it triggers the interrupt
    - The microcontroller stops whatever it is doing and jumps to the interrupt vector table to service that interrupt
    - The low-level signal at the INT pin must be removed before the execution of the last instruction of the ISR, RETI
      - Otherwise, another interrupt will be generated
    - This is called a level-triggered or levelactivated interrupt and is the default

# Sampling Low Level-Triggered Interrupt

- P3.2 and P3.3 are used for normal I/O
  - Unless the INTO and INT1 bits in the IE register are enabled
    - After the hardware interrupts are enabled, the controller keeps sampling the INTn pin for a low-level signal once each machine cycle
    - The pin must be held in a low state until the start of the execution of ISR
      - If the INTn pin is brought back to a logic high before the start of the execution of ISR, there will be no interrupt
    - If INTn nin is left at a logic low after the

## Sampling Low Level-Triggered Interrupt (cont.)

- To ensure the activation of the hardware interrupt at the INTn pin,
  - The duration of the low-level signal is around 4 machine cycles, but no more
    - This is due to the fact that the leveltriggered interrupt is not latched
    - Thus the pin must be held in a low state



note: On reset, IT0 (TCON.0) and IT1 (TCON.2) are both low, making external interrupt level-triggered

# Edge-Triggered Interrupt

- To make INTO and INT1 edgetriggered interrupts, we must program the bits of the TCON register
  - The TCON register holds the ITO and IT1 flag bits that determine level- or edge-triggered mode of the hardware interrupt
    - IT0 and IT1 are bits D0 and D2 of TCON
      - They are also referred to as TCON.0 and TCON.2 since the TCON register is bitaddressable

	D7							D0	
E	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
TF1	TCON	<b>1</b> .7	Timer 1 o overflows the interru	verflow fl . Cleared .pt service	ag. Set by by hardwa routine.	hardware are as the j	when tim processor	er/counte vectors to	er 1 o
TR1	TCON	N.6	Timer 1 run control bit. Set/cleared by software to turn timer/counter 1 on/off.						
TF0	TCON.5		Timer 0 overflow flag. Set by hardware when timer/counte overflows. Cleared by hardware as the processor vectors to the service routine.						er 0 o
TR0	TCON	J.4	Timer 0 r timer/cou	un control nter 0 on/o	bit. Set/cl off.	leared by s	software to	o turn	

IE1	TCON.3	External interrupt 1 edge flag. Set by CPU when the external interrupt edge (H-to-L transition) is detected. Cleared by CPU when the interrupt is processed. <i>Note:</i> This flag does not latch low-level triggered interrupts.
IT1	TCON.2	Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt.
IE0	TCON.1	External interrupt 0 edge flag. Set by CPU when external interrupt (H-to-L transition) edge is detected. Cleared by CPU when interrupt is processed. <i>Note:</i> This flag does not latch low-level triggered interrupts.
IT0	TCON.0	Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt.
Figure	e 11-6. TCON	(Timer/Counter) Register (Bit-addressable)

Т

## Sampling Edge-Triggered Interrupt

- The external source must be held high for at least one machine cycle, and then held low for at least one machine cycle
  - The falling edge of pins INTO and INT1 are latched by the 8051 and are held by the TCON.1 and TCON.3 bits of TCON register
    - Function as interrupt-in-service flags



responded to until this service is finished

## Sampling Edge-Triggered Interrupt (cont.)

- When the ISRs are finished, TCON.1 and TCON.3 are cleared
  - The interrupt is finished and the 8051 is ready to respond to another interrupt on that pin
    - During the time that the interrupt service routine is being executed, the INTn pin is ignored, no matter how many times it makes a high-to-low transition
  - RETI clears the corresponding bit in TCON register (TCON.1 or TCON.3)
    - There is no need for instruction CLR

## Serial Communication Interrupt

- TI (transfer interrupt) is raised when the stop bit is transferred
  - Indicating that the SBUF register is ready to transfer the next byte
- RI (received interrupt) is raised when the stop bit is received
  - Indicating that the received byte needs to be picked up before it is lost (overrun) by new incoming serial data

## RI and TI Flags and Interrupts

- In the 8051 there is only one interrupt set aside for serial communication
  - Used to both send and receive data
  - If the interrupt bit in the IE register (IE.4) is enabled, when RI or TI is raised the 8051 gets interrupted and jumps to memory location 0023H to execute the ISR



## Use of Serial COM in 8051

- The serial interrupt is used mainly for receiving data and is never used for sending data serially
  - This is like getting a telephone call in which we need a ring to be notified
  - If we need to make a phone call there are other ways to remind ourselves and there is no need for ringing
  - However in receiving the phone call, we must respond immediately no ...

## Interrupt Flag Bits

- The TCON register holds four of the interrupt flags in the 8051
- The SCON register has the RI and TI flags

Table 11-2: Interrupt Flag Bits for the 8051/52

Interrupt	Flag	SFR Register Bit
External 0	IE0	TCON.1
External 1	IE1	TCON.3
Timer 0	TF0	TCON.5
Timer 1	TF1	TCON.7
Serial port	T1	SCON.1
Timer 2	TF2	T2CON.7 (AT89C52)
Timer 2	EXF2	T2CON.6 (AT89C52)

## Interrupt Priority

- When the 8051 is powered up, the priorities are assigned
  - In reality, the priority scheme is nothing but an internal polling sequence in which the 8051 polls the interrupts in the sequence listed

Table 11-3: 8051/52 Interrupt Priority Upon Reset

<b>Highest to Lowest Priori</b>	ity	
External Interrupt 0	(INT0)	
Timer Interrupt 0	(TF0)	
External Interrupt 1	(INT1)	
Timer Interrupt 1	(TF1)	
Serial Communication	(RI + TI)	
Timer 2 (8052 only)	TF2	

#### Interrupt Priority Register (Bit-addressable)

**D**7

D0

. <u></u>		PT2	PS	PT1	PX1	РТО	PX0	
	IP.7	Reserv	/ed					
	IP.6	Reserv	ved					
PT2	IP.5	Timer	Timer 2 interrupt priority bit (8052 only)					
PS	IP.4	Serial	port int	errupt p	priority	bit		
PT1	IP.3	Timer	1 inter	rupt prio	ority bit			
PX1	IP.2	Extern	al inter	rupt 1 p	oriority b	oit		
PT0	IP.1	Timer	Timer 0 interrupt priority bit					
PX0	IP.0	Extern	al inter	rupt 0 p	oriority l	oit		

Priority bit=1 assigns high priority Priority bit=0 assigns low priority

# Triggering Interrupt by Software

- To test an ISR by way of simulation can be done with simple instructions to set the interrupts high
  - Thereby cause the 8051 to jump to the interrupt vector table
  - ex. If the IE bit for timer 1 is set, an instruction such as SETB TF1 will interrupt the 8051 in whatever it is doing and will force it to jump to the interrupt vector table
    - We do not need to wait for timer 1 go roll over to have an interrupt