


Binary Codes



Decimal digit

Decimal digit	8	4	2	1	2	4	2	1	Ex-3
0	0	0	0	0	0	0	0	0	0 0 1 1
1	0	0	0	1	0	0	0	1	0 1 0 0
2	0	0	1	0	0	1	0	0	0 1 0 1
3	0	0	1	1	0	1	0	1	0 1 1 0
4	0	1	0	0	1	0	0	0	0 1 1 1
5	0	1	0	1	0	1	0	1	1 0 0 0
6	0	1	1	0	0	1	1	0	1 0 0 1
7	0	1	1	1	0	1	1	1	1 0 1 0
8	1	0	0	0	1	1	1	0	1 0 1 1
9	1	0	0	1	1	1	1	1	1 1 0 0

BCD Codes

Weighted Codes



are non-weighted which obey the position-weighting principle.

Excess-3 & Gray Codes are non-weighted



(both the i/p's can be present)

OR GATE:-

A	B	X	A B C
0	0	0	0 0 0
0	1	1	0 0 1
1	0	1	0 1 0
1	1	1	0 1 1
1	0	1	1 0 0
1	1	1	1 0 1
1	0	1	1 1 0
1	1	1	1 1 1




Two or three OR i/p gate




Two-i/p diode OR Gate

Two-i/p Transistor OR

NOT GATES (Inverter)



A	X
0	1
1	0




(*) The Universal Gates:-


NAND and NOR

The NAND Gate


NAND - NOT AND Combination



A	B	X
0	0	1
0	1	1




1	0	1
1	1	0




A	B	C	X
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Two & three
1/1 NAND gates



← (Negative OR gate)


A	B	A-bar	B-bar	X = A-bar + B-bar
0	0	1	1	0
0	1	1	0	1
1	0	0	1	1
1	1	0	0	0



$X = \overline{AB} = \overline{A} + \overline{B}$



Bubbled OR Gate

NAND gate as inverter





The NOR Gate


NOR - NOT, OR Combination



A	B	X	A	B	C	X
0	0	1	0	0	0	1
0	1	0	0	0	1	0
1	0	0	0	1	0	0
1	1	0	0	1	1	0



(*) Exclusive-OR (Ex-OR) Gate:-




A	B	X = A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

$$A \oplus B = A\bar{B} + \bar{A}B$$

Anti-Coincidence gate or inequality detector

(*) X-NOR Gate:-

(Equality detector)



A	B	X
0	0	1
0	1	0
1	0	0
1	1	1

$$A \odot B = \overline{A \oplus B}$$

$$A \odot B \odot C \neq \overline{A \oplus B \oplus C}$$

$$A \odot B = AB + \bar{A}\bar{B}$$

Axiom:

$$0 \cdot 0 = 0$$

$$A \cdot 0 = 0$$

$$A(B+C) = AB+AC$$

$$0 \cdot 1 = 0$$

$$A \cdot 1 = A$$

Distributive laws

$$1 \cdot 0 = 0$$

$$A \cdot A = A$$

$$1 \cdot 1 = 1$$

$$A \cdot \bar{A} = 0$$

$$0+0=0$$

$$A+0=A$$

$$0+1=1$$

$$A+1=1$$

$$1+0=1$$

$$A+A=A$$

$$1+1=1$$

$$A+\bar{A}=1$$

$$\bar{\bar{1}}=1$$

$$A+B=B+A \quad \text{Commutative laws}$$

$$\bar{0}=1$$

$$A \cdot B = B \cdot A \quad \text{Associative laws}$$

$$(A+B)+C = A+(B+C) \quad \text{Associative laws}$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

* The KARNAUGH MAPS (K-MAP)

An n Variable function can have 2ⁿ possible combinations of SOP form
 ↳ product terms
 of Sum terms in POS form.


2-variable $2^2 = 4$ cells
 3-variable $2^3 = 8$ cells

Product terms in SOP form - minterm
 Sum terms in POS form - maxterm


Maxterm	minterm	IP	
A + B	M ₀	0	0 0
A + \bar{B}	M ₁	1	0 1
\bar{A} + B	M ₂	2	1 0
\bar{A} + \bar{B}	M ₃	3	1 1

A \ B	0	1
0	m ₀ = $\bar{A}\bar{B}$	m ₁ = $\bar{A}B$
1	m ₂ = $A\bar{B}$	m ₃ = AB

Ex: - Map the Expression $\bar{A}B + AB\bar{B}$




combination



POS \rightarrow 0s are placed in the Squares

Ex:- Plot the Expression $(A+B)(\bar{A}+B)(\bar{A}+\bar{B})$



Three Variable K-Map:-

A \ BC	00	01	11	10
0	m ₀	m ₁	m ₃	m ₂
1	m ₄	m ₅	m ₇	m ₆


A \ BC	00	01	11	10
0	M ₀	M ₁	M ₃	M ₂
1	M ₄	M ₅	M ₇	M ₆

	A	B	C	min term	Max term
0	0	0	0	$\bar{A}\bar{B}\bar{C}$ m ₀	$\bar{A}+B+C$ M ₀
1	0	0	1	$\bar{A}\bar{B}C$ m ₁	$A+B+\bar{C}$ M ₁
2	0	1	0	$\bar{A}B\bar{C}$ m ₂	$A+\bar{B}+\bar{C}$ M ₂
3	0	1	1	$\bar{A}BC$ m ₃	$A+\bar{B}+C$ M ₃
4	1	0	0	$A\bar{B}\bar{C}$ m ₄	$\bar{A}+B+C$ M ₄
5	1	0	1	$A\bar{B}C$ m ₅	$\bar{A}+B+\bar{C}$ M ₅
6	1	1	0	$AB\bar{C}$ m ₆	$\bar{A}+\bar{B}+C$ M ₆
7	1	1	1	ABC m ₇	$\bar{A}+\bar{B}+\bar{C}$ M ₇

Ex:- Reduce the Expression $\Sigma m(0, 2, 3, 4, 5, 6)$

		BC	00	01	11	10
A	0		1		1	1
	1		1	1		1

$f = \bar{C} + A\bar{B} + \bar{A}B$



$f = \bar{C} + \bar{A}B + AB$

Ex:- $\Sigma m(1, 2, 4, 6, 7)$ & implement using Universal gate

		BC	00	01	11	10
A	0			1		1
	1		1		1	1

SOP

$f = B\bar{C} + AB + A\bar{C} + \bar{A}\bar{B}C$


For universal gate

Pos

		BC	00	01	11	10
A	0		0		0	
	1			0		

$f = (A+B+C)(\bar{A}+\bar{B}+\bar{C})(A+\bar{B}+\bar{C})$

$$(A+B+C) + (A+\bar{B}+\bar{C}) + (\bar{A}+B+\bar{C})$$




Q


Ex: - Reduce the Expression $\prod M(0,1,2,3)$ using Mapping & implement it in logic as well as in NOR logic.

	BC			
A	00	01	11	10
0	0	0	0	0
1	0		0	

$$f = A(B+C)(\bar{B}+\bar{C})$$



AOI logic



NOR logic

4-Variable $2^4 = 16$ cells

		CD			
		00	01	11	10
AB	00	m ₀	m ₁	m ₃	m ₂
	01	m ₄	m ₅	m ₇	m ₆
	11	m ₁₂	m ₁₃	m ₁₅	m ₁₄
	10	m ₈	m ₉	m ₁₁	m ₁₀


Ex:-

Reduce using mapping the expression $\Sigma m(2, 3, 6, 7, 8, 10, 11, 13, 14)$

		CD			
		00	01	11	10
AB	00			1	1
	01			1	1
	11		1		1
	10	1		1	1

$$Y = \bar{A}C + BC + C\bar{D} + A\bar{B}\bar{D} + A\bar{B}C\bar{D}$$


Ex: Reduce using mapping. the Expression
 $\Sigma m (0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$ and
 implement it is universal logic.



$$Y = \bar{A}D + A\bar{C} + B\bar{D}$$

$$Y = \bar{A}D + A\bar{C} + \bar{B}D$$

$$= \overline{\bar{A}D \cdot A\bar{C} \cdot \bar{B}D}$$




NAND logic

* Half-Adder :-


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$Sum = \bar{A}B + A\bar{B} = A \oplus B \text{ (XOR)}$
 $Carry = AB \text{ (AND)}$



* Full-Adder :-

A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Sum

A	BC			
	00	01	11	10
0		1		1
1	1		1	




Carry:

A	BC			
	00	01	11	10
0			1	
1	1	1	1	1

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$

$$= A \oplus B \oplus C_{in}$$

$$Carry = BC_{in} + AC_{in} + AB$$



(*) Half-Subtractor:


I/P		O/P	
A	B	d	b
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	0

	B	0	1
A	0	0	1
1	1	1	0

$d = A$

$d = AB + \bar{A}B = A \oplus B$

$b = \bar{A}B$



NAND

$d = A \oplus B = \bar{A}B + A\bar{B}$

~~Full Subst~~

* Full-Subtractor :-


A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

A	BC	00	01	11	10
0		0	1	0	1
1		1	0	1	0

$$\begin{aligned}
 d &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= C(\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + A\bar{B}) \\
 &= C(A \oplus B) + \bar{C}(A \oplus B) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

A	BC	00	01	11	10
0		0	1	1	1
1		0	0	1	0

$$\begin{aligned}
 b &= \bar{A}C + \bar{A}B + BC \\
 &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + AB\bar{C} \\
 &= \bar{A}B + C(A \oplus B)
 \end{aligned}$$



Binary to Gray Converter

(*)


4-bit Binary				4-bit Gray			
B_4	B_3	B_2	B_1	G_4	G_3	G_2	G_1
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	1	0
0	1	1	0	0	1	0	1
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	1	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	1	1	1	0
1	1	1	0	1	1	0	1
1	1	1	1	1	1	1	1


$$G_4 = B_4$$

$$G_3 = B_4 \oplus B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$





(*) Gray to Binary Converter! -


Gray				Binary			
G_4	G_3	G_2	G_1	B_4	B_3	B_2	B_1
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1

$$B_4 = C_4$$

$$B_3 = C_4 \oplus C_3$$

$$B_2 = B_3 \oplus C_2$$

$$B_1 = B_2 \oplus C_1$$



* Decoders

Binary code of n bit is capable of representing up to 2^n distinct elements of the coded information

→ A decoder is a combinational ckt that converts n - i/p. lines to a maximum of 2^n unique output lines

n - to - m - line decoder
($m \leq 2^n$)

→ It is used for code converters such as BCD to seven-segment decoder


3 to 8-line decoder

I/P: $n=3 \rightarrow$ O/P $2^n=8$

Output represent one of the minterms of the 3-input variables.

3 inverters provide complements of the input & each one of the eight AND gates generates one of the minterms.


Application : Binary-to-Octal Conversion



I/P			O/P							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	
0	0	0	1	0	0	0	0	0	0	
0	0	1	0	1	0	0	0	0	0	
0	1	0	0	0	1	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	
1	0	0	0	0	0	0	1	0	0	
1	0	1	0	0	0	0	0	1	0	
1	1	0	0	0	0	0	0	0	1	
1	1	1	0	0	0	0	0	0	0	

Example Implement a full-adder circuit with a decoder & two OR gates

→ $S = \Sigma(1, 2, 4, 7)$
 $C = \Sigma(3, 5, 6, 7)$





* Demultiplexer:

- Decoder with an enable input can function as a demultiplexer.
- A demultiplexer is a circuit that receives information on a single line and transmits this information on one of 2^n possible output lines.

E	A	B	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

- All outputs are equal to 1 if enable input E is 1.
- When enable input E is 0, the circuit operates as a decoder with complemented outputs.
- Decoder and demultiplexer operations are obtained from the same circuit, a decoder with enable input is referred to as a decoder/demultiplexer.




(*) Encoders

→ An Encoder is a digital circuit that performs inverse operation of a decoder.

→ An Encoder has 2^n input lines & n output lines.

ORing in Encoder



Octal-to-Binary Encoder


- Decoder (3 line - to - 8 decoder)

Encoder (8 line to 3-line Encoder)

Octal Digits

Binary

		A_2	A_1	A_0	
0	D_0	0	0	0	
1	D_1	0	0	1	$A_0 = D_1 + D_3 + D_5 + D_7$
2	D_2	0	1	0	
3	D_3	0	1	1	$A_1 = D_2 + D_3 + D_6 + D_7$
4	D_4	1	0	0	
5	D_5	1	0	1	$A_2 = D_4 + D_5 + D_6 + D_7$
6	D_6	1	1	0	
7	D_7	1	1	1	




Multiplexers

Multiplexing - sharing

2^n to 1 Multiplexer

- A Multiplexer or data selector is a logic circuit that selects several data inputs and allows only one of them at a time to get through the output.

- Routing of the desired data input to the output is controlled by SELECT inputs.



→ Multiplexer select 1-out of N data sources & transmits the selected data to a single output channel. This is called Multiplexing.